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Abstract—A novel transistor-level synthesis procedure for
pipeline ADCs is presented. This procedure is able to directly map
high-level converter specifications onto transistor sizes and biasing
conditions. It is based on the combination of behavioral models
for performance evaluation, optimization routines to minimize
the power and area consumption of the circuit solution, and an
algorithm to efficiently constraint the converter design space.
This algorithm precludes the cost of lengthy bottom-up verifica-
tions and speeds up the synthesis task. The approach is herein
demonstrated via the design of a 0.13 m CMOS 10 bits@60 MS/s
pipeline ADC with energy consumption per conversion of only
0.54 pJ@1 MHz, making it one of the most energy-efficient 10-bit
video-rate pipeline ADCs reported to date. The computational
cost of this design is of only 25 min of CPU time, and includes
the evaluation of 13 different pipeline architectures potentially
feasible for the targeted specifications. The optimum design de-
rived from the synthesis procedure has been fine tuned to support
PVT variations, laid out together with other auxiliary blocks, and
fabricated. The experimental results show a power consumption
of 23 mW@1.2 V and an effective resolution of 9.47-bit@1 MHz.
Bearing in mind that no specific power reduction strategy has
been applied; the mentioned results confirm the reliability of the
proposed approach.
Index Terms—Design methodology, pipeline data converters.
I. INTRODUCTION
T HE SYNTHESIS of complex analog and mixed-signal in-tegrated circuits (understood as the mapping of high-level
specs onto independent design variables) is an extremely diffi-
cult task. Basic reasons are the large number of specs and de-
sign variables involved, the highly nonlinear nature of the rela-
tionships among these specs and variables, the fact that these
relationships are interdependent, etc. [1]. Procedures for ad-
dressing the challenges of mixed-signal synthesis include hier-
archical decomposition [2], [3], behavioral modeling [4]–[8],
top-down mapping of specs, bottom-up model refinement, and
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intensive optimization [4], [9]–[14]. Synthesis is typically com-
pleted through a progressive, top-down, spec-mapping process
which spans different mathematical representations (levels) of
the system being synthesized to finally obtain component (tran-
sistors, capacitors, etc.) sizes and bias currents and voltages.
Although conceptually simple and tidy, the conventional top-
down approach has practical limitations, namely, the following.
• Since top-down mapping of specs between adjacent levels
of the hierarchy relies on simplified models [7], [13], [14],
extensive bottom-up verifications and back-and-forth re-
finements are required, often leading to long iteration cy-
cles.
• Multiple optimization processes, at least one per hierar-
chical level, must be run during the synthesis flow [11].
Also, as long as bottom-up verifications call for modifica-
tions of the building block specs, several optimization runs
may be needed at the lower levels of the hierarchy.
• Topology generation (i.e., the selection of the circuit archi-
tecture which optimally fits given specs) uses either sim-
plified system representations [11], [14], or heuristic tech-
niques [13]. In any case, descriptions scarcely account for
technological data what may hence lead to nonoptimal or
even unfeasible solutions.
• Low-level physical variables (e.g., parasitics) are either ig-
nored or roughly estimated in the models employed at high
hierarchical levels [7], [13], [14]. To anticipate the negative
impact of these parasitics, building blocks are commonly
oversized what precludes obtaining optimum solutions in
terms of area, speed, and power.
This paper overcomes these drawbacks by addressing one of
the fundamental challenges of analog sizing, namely, the very
large dimension of the design space. Thus, optimization is re-
alized at behavioral level by searching in a space of just three
dimensions. After optimum values of these variables are calcu-
lated, a design space reduction (DSR) algorithm expands the
design space to obtain component sizes and biasing conditions.
This expansion employs precalculated look-up tables character-
izing the chosen technology.
The fact that only three variables are explored during opti-
mization largely relaxes the computational demand of the op-
timization process. Also, as demonstrated by the results in the
paper, the reduction of the design space dimensions is not detri-
mental of the accuracy of the sized solutions. Quite on the con-
trary, silicon prototypes yielding very low values of the figure of
merit (FOM) are obtained in deep-submicrometer technologies.
1549-8328/$26.00 © 2011 IEEE
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The proposed DSR algorithm is combined with an
event-driven behavioral simulator, based on [4], [15], within a
Matlab-Simulink synthesis toolbox, called SNYRCOS (Sim-
ulation-based NYquist-Rate Converter Synthesis). Although
this paper focuses on pipeline analog-to-digital converters
(ADCs) [13]–[18], the techniques in SNYRCOS can be reused
for other Nyquist-rate converters (flash, semiflash, successive
approximation register architectures, or algorithmic) and for
oversampled converters.
Owing to the computational efficiency of the proposed DSR
algorithm and the accuracy of the embedded behavioral simu-
lator, SNYRCOS attains the following improvements as com-
pared to prior art.
• High- and low-level mapping of specifications are com-
bined into a one-leap mapping process, thereby drastically
reducing the number of iterations and hence the duration
of the design cycle. A single optimization run suffices to
obtain the final solution.
• Transistor-level parameters, including parasitics, are ac-
curately estimated and incorporated into high-level repre-
sentations, thereby yielding a reduction of the number of
bottom-up iterations needed to reach a feasible solution.
• Several alternative converter topologies can be explored
down to transistor level, thereby allowing detailed archi-
tecture comparison and hence sounded architectural selec-
tion.
• Designs cycles to guarantee correct circuit performance
under process, voltage, and temperature (PVT) variations
only take a few minutes.
The paper is organized as follows. Section II outlines the
SNYRCOS synthesis methodology and the role of the DSR al-
gorithm. Section III shows that only three independent vari-
ables per pipeline stage are required to fully size the converter
at transistor level. The section also describes the mapping con-
straints and algorithms used to derive the transistor sizes and bi-
asing conditions pertaining to the building blocks of the ADC.
In Section IV the proposed methodology is applied to the de-
sign of a 10 bits@60 MS/s pipeline ADC in 130 nm CMOS
technology. Results in this section show very close agreement
between behavioral level and transistor level simulations. Mea-
surements from the silicon prototype are also in close agreement
with simulations. Furthermore, this silicon prototype features
state-of-the-art performance specs thus demonstrating adequacy
of the algorithm and methods presented in the paper. Finally,
Section V concludes the paper.
II. SYNTHESIS TOOL FOR PIPELINE ADCS
Fig. 1(a) shows the basic flow diagram of SNYRCOS con-
sisting of four basic computational blocks, namely: a topology
generator, a behavioral simulator, an optimizer, and a space re-
duction algorithm; the latter one is represented in Fig. 1(a) by
the so-called transistor-level mapping block.
Starting from the target specifications, and following an ap-
proach similar to [13], the topology generator creates a database
of candidate architectures each of which is addressed by the or-
dered sequence of resolution bits per stage —see
the pipeline diagram of Fig. 1(b). In SNYRCOS all these candi-
dates are sized down to component level (transistors, capacitors,
Fig. 1. (a) Basic flow diagram of the synthesis procedure. (b) Pipeline archi-
tecture. (c) Detail of a stage.
etc.) by using simulation-based optimization loops [2], [4]. As
a difference to previous approaches, this is achieved within very
short computation time owing to the concourse of the DSR al-
gorithm. Also, since all candidates architectures are sized down
to component level, selection of the best one in terms of power
consumption silicon area and robustness is more precise than
for previous approaches.
Following each optimization update, SNYRCOS uses a ded-
icated, event-driven behavioral simulator, based on the models
presented in [15], to characterize the corresponding converter
instance. Similar to other previously reported behavioral
models, [5]–[8], those in SNYRCOS employ precalculated,
parameterized closed-form expressions, instead of state equa-
tions, to capture the dynamic behavior of the analog blocks.
As a difference to previous models, the results provided by our
models are very close to those obtained through transistor-level
simulations. Actually, our results show less than 0.3-bit devia-
tion in the estimation of the effective converter resolution. This
is accomplished by embedding a large number of nonidealities
(including small- and large-signal phenomena as well as the
impact of parasitics) into the expressions used for behavioral
estimations. Obviously, since these expressions change from
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one topology to another, event-driven behavioral models are
not general-purpose but rather topology- and application-de-
pendent. Currently, SNYRCOS supports single-pole as well as
two-stage, two-pole amplifier topologies; other models can be
devised following the procedures in [15].
The space-reduction algorithm plays two crucial roles in
the flow diagram of Fig. 1(a). On the one hand, it reduces the
number of independent design variables that must be updated at
each iteration of the optimization process. Otherwise, simulta-
neously handling the dozens of transistor- and component-level
parameters involved in a pipeline converter would render any
optimization process inefficient and prone to get trapped in
local minima. On the other hand, the DSR module employs the
values of the independent variable obtained at each step of the
optimization process to calculate values for all the parameters
involved in the behavioral models.
In order to guarantee technological feasibility of the sized
circuits, the DSR module employs information extracted from
the technological process to map the three independent vari-
ables onto the parameters embedded in the behavioral models.
However, instead of using electrical simulations on-the-fly that
would compromise the overall computational efficiency of the
synthesis flow, such technological information is acquired from
look-up tables which have been previously generated from
batches of Spectre runs. Interestingly enough, this approach
inherently captures technology effects (e.g., leakage currents)
which are not included in the event-driven behavioral models,
thereby combining high speed and accuracy.
The last module in Fig. 1(a), the optimizer, is responsible for
exploring the reduced design space of each candidate topology
and finding the best converter solution. SNYRCOS employs the
adaptive statistical algorithm procedure reported in [11] which
combines statistical and gradient-like techniques to update pa-
rameters along the optimization cycle. The optimization process
of a candidate topology starts by guessing an initial design, rep-
resented by a set of values of the reduced independent variables.
After transistor-level mapping and behavioral simulation, the
performance of the converter instance is evaluated according to
a spec-dependent cost function. Such a cost function can be ar-
bitrarily defined in terms of the overall power consumption of
the converter and other common ADC metrics (SNDR, ENOB,
SFDR, INL, DNL, ) [4], [11]. These metrics are readily cal-
culated using a set of postprocessing routines also available in
SNYRCOS. After evaluation, a new movement is generated in
the reduced design space and the process is repeated again. The
outcome of the optimization loop is that particular converter
configuration which minimizes the cost function. The same pro-
cedure is applied for all candidate topologies and the results are
stored in an optimization summary file.
SNYRCOS has been fully integrated into the Matlab-
Simulink framework. However, contrary to prior approaches
[5]–[8], the behavioral models of the pipeline building blocks
have been coded in C language, by means of so-called S-func-
tions [19]. This increases computational efficiency. These
models have been collected as individual blocks into Simulink
libraries so that arbitrary pipeline architectures can be generated
by simply interconnecting elements from these libraries.
Fig. 2. Schematic-level implementation of the MDAC.
III. DESIGN SPACE REDUCTION ALGORITHM
The basic purpose of the DSR algorithm is to derive all
the pertinent transistor- and component-level parameters of
a design from a minimum set of independent variables. In
SNYRCOS, this is done by following a block-based approach
so that a reduced number of running variables are defined for
each of the building elements of the ADC [see Fig. 1(b)–(c)],
i.e., Sample&Hold (S&H) amplifier, flash sub-ADCs, and
Multiplying Digital-to-Analog Converters (MDAC) [13]–[18].
In the following, focus is on the DSR algorithm for the MDAC
block [dashed block in Fig. 1(c)], whose basic SC structure
is shown in Fig. 2. Note that the algorithm can be similarly
applied to S&H amplifiers as they can be simply implemented
by removing the left-most branches of Fig. 2. In order to
simplify notation, the position of the MDAC within the pipeline
chain is not explicitly indicated in the derivation below—in
practice MDACs may be different along the pipeline and
SNYRCOS actually accounts for that. Regarding the OTA, we
will restrict the analysis to just two alternative OTA topologies,
namely: one-stage and two-stage Miller Compensated (MC)
OTA topologies. Exemplary OTA realizations for both cate-
gories are, respectively, shown in Fig. 3(a) and (b).
Regardless of whether single-stage or two-stage OTAs are
employed, the proposed DSR algorithm only requires three in-
dependent variables to fully span the component-level parame-
ters of the MDAC, namely:
• the unitary capacitance, ;
• the time constant, , of the OTA;
• the saturation voltage of the transistors composing such
amplifier, .
Additionally, the Least Significant Bit (LSB) of each stage, as
defined by the topology generator of Fig. 1(a), is employed as
a constraint on the maximum error associated to the stage. Re-
garding the choice of , it is worth mentioning that tran-
sistors are constrained to work in strong inversion and more
specifically into saturation region. Hence, the saturation voltage
is closely connected to the overdrive voltage and its
value provides information about the level of inversion and the
transconductance that is achieved for given drain current. In our
design we constraint to remain larger than 100 mV.
Note that the variables above are typically employed for
manual design and, hence, their values are representative
for designers to monitor the synthesis process. Basically the
unitary capacitance controls errors (typically the larger the
capacitance, the smaller the errors) and speed. The time con-
stants together with the capacitances set the transconductances,
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Fig. 3. Examples of OTA topologies considered: (a) one-stage folded cascode
and (b) two-stage (first-stage telescopic) MC topologies.
and by combining transconductances and transistor saturation
voltages one obtains currents. We find convenient using time
constants instead of transconductances because they inform
about the settling behavior of the OTA and can be equally
applied to single- and two-stage topologies [15]. Regarding
saturation voltages, it can be guaranteed that all the spanned
transistor-level configurations are feasible by defining a suitable
range for the saturation voltages of transistors according to the
supply conditions of the converter.
From these reduced set of variables the expansion of the de-
sign space is made into simple and univocal way.
The design space reduction process is accomplished by, first,
imposing a set of constraints derived from small-signal analyses
and, second, by running a mapping algorithm to derive the re-
maining parameters. It is worth noticing that although design
space reduction relies on small-signal considerations, the behav-
ioral models employed for performance evaluation and hence
for guiding the optimization process, accounts for nonlinear be-
haviors [17].
A. Mapping Constraints
They concern the switch-on resistances of the MDAC, as well
as, the dc-gain and noise requirements of the OTA.
1) Switch-On Resistances: Single-Stage OTA Topologies:
Let us first consider single-stage OTA topologies and the corre-
sponding MDAC small-signal models of Fig. 4. The model at
Fig. 4. Equivalent MDAC circuits in: (a) sampling (  on) and (b) amplifica-
tion (  on) phases for a one-stage OTA model. Included small-signal param-
eters are the transconductance,  of the OTA and its output conductance,  ,
and the sum of all the grounded capacitances at the input and output terminals
of the OTA, denoted as  and  , respectively. Switches in Fig. 1 are replaced
by their respective switch-on resistances        .
the top corresponds to the sampling phase ( on) while that at
the bottom corresponds to the amplification phase .
Different time constants can be defined for the circuits of
Fig. 4(a). During the sampling phase, there are two time con-
stants, one for the input node and the other one for the output
node, namely
(1)
where stands for the equivalent capacitive
load of the amplifier, with . During the amplifi-
cation phase [see Fig. 4(b)], each stage of the pipeline is loaded
by the next one and, hence, the corresponding time constant de-
pends on parameters of two stages
(2)
where and model, respectively, the switch-on resistance
during the sampling phase and the unitary capacitor of the fol-
lowing stage; stands for the equivalent
amplifier load; is the total capacitance load at
the output node; and is a feedback factor defined as
(3)
Note that the first term in (2) represents the time constant of
the amplifier, i.e.,
(4)
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Fig. 5. Equivalent MDAC circuits in: (a) sampling (  on) and (b) amplification (  on) phases for a two-stage MC OTA topology. Included small-signal param-
eters are the transconductances,  and  , and the output conductances,  and  , of the first and second stage of the OTA, respectively, the total grounded
capacitance at the output of the first stage,  , and the compensation capacitance  . Remaining parameters are defined as in Fig. 4.
which is one of the independent variables selected in the DSR
algorithm. Proper operation requires the time constant dom-
inates over the rest and, hence, it will be assumed that
and , where (a value
of 0.1 is enough for most practical purposes). Accordingly, the
switch-on resistances and can be calculated as
(5)
Additionally, it will be assumed that
(6)
where and and model, respectively, the switch-on resis-
tance during the amplification phase and the unitary capacitor
of the previous stage. Therefore,
(7)
2) Switch-On Resistances: Two-Stage OTA Topologies: In
the case of two-stage OTAs (Fig. 5), assuming a critically
damped amplifier response [15], the switch-on resistances
and take the form
(8)
where . Together with (6), it will be also
assumed that
(9)
3) Amplifier DC-Gain: Assuming a finite dc-gain for the
amplifier, no matter its particular topology, the output of the
MDAC can be expressed as
(10)
where stands for the gain error, and is the
ideal response of the MDAC. From (10), it can be easily inferred
that the error voltage due to the finite dc-gain is:
(11)
whose worst-case value is obtained at the reference voltage of
the MDAC, i.e.,
(12)
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This value must be lower than half LSB of the stage and,
therefore, the minimum value for the amplifier dc-gain is given
by
(13)
4) Noise Requirement for the OTA: The noise contribution
of the amplifier, , must be lower than the quantization noise
of the pipeline stage, , so that its effective resolution is not
limited by noise. On the one hand, the quantization noise is re-
lated to the LSB of the stage as [18]
(14)
On the other, the noise contribution of the amplifier at the
MDAC output can be obtained according to the expression [13]
(15)
where and stand for the noise Power Spectral Den-
sity (PSD) and noise equivalent bandwidth of the amplifier [20],
respectively; and models the amplification gain of the MDAC
(16)
According to the time constant of the amplifier, the noise
equivalent bandwidth can be approximated as [13], [18], [20]
(17)
where for single-stage amplifiers and for two-stage
MC OTAs, assuming a critically damped response in the equiv-
alent circuit of Fig. 5(b). Replacing (17) into (15), a maximum
value for the noise PSD of the amplifier can be extracted
(18)
Neglecting flicker contributions, the equivalent input noise of
an OTA can be modeled as [20]1
(19)
where is a topology-dependent noise factor. Hence, by
compelling the upper limit on , a minimum value for the
transconductance, , can be derived
(20)
B. Mapping Algorithm
Fig. 6 shows the basic flow diagram of the mapping algo-
rithm. Note that this mapping is realized at each iteration of the
optimization routine; i.e., every time the independent variables
of the procedure are updated.
1In the case of two-stage MC OTA, it is assumed that the noise contribution of
the second stage is negligible and, therefore,   actually refers to the transcon-
ductance of the first stage,   .
Fig. 6. Synthesis procedure of the MDAC circuit.
The mapping algorithm starts by guessing initial values for
the parasitic capacitors and computing the feedback
factor of the amplifier, . These capacitances can be expressed
as
(21)
where and (called intrinsic parasitics) agglutinate all
the parasitics that load the input and output nodes of the OTA,
respectively; whereas, and are the extrinsic OTA
capacitances at these nodes. Using these values, the switch-on
resistances, minimum dc-gain, , and maximum noise
PSD of the OTA, , are calculated from the equations
derived in the previous subsection. Once the resistances values
are known, the extrinsic parasitic components, and ,
are computed and, afterwards, the OTA is fully sized at the
electrical level. This allows to precisely derive the parasitic
capacitances as well as to update the values of the switch-on
resistances, required finite dc-gain and noise PSD. If discrep-
ancies between these values and those originally estimated are
higher than a user-defined tolerance value, , the procedure
is repeated again until convergence is achieved. It is worth
observing that this loop precludes deviations between the
behavioral and electrical-level description of the MDAC.
The OTA sizing routine, assuming a single-stage topology,
is depicted in Fig. 7—a similar routine has been also devised
for two-stage MC OTAs [15]. The parameters required by the
routine are the unitary capacitor, ; the time-constant of the
OTA, ; the saturation voltages of the transistors ;
the extrinsic parasitic capacitances, ; the minimum
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TABLE I
LOOK-UP TABLES USED IN THE DSR ALGORITHM
Fig. 7. OTA sizing routine for single-stage OTAs.
dc-gain, ; and the maximum noise PSD, . All
this information is inherited from the loop of Fig. 6.
The procedure follows an iterative approach which starts by
guessing initial values for the intrinsic components and
; finite dc-gain, ; topology-dependent noise factor, ;
and transistor lengths. Using these values, the feedback factor,
; gain error factor, ; and equivalent load, , are evaluated.
Then, the minimum value for the transconductance is com-
puted by taking into account speed (4) and noise (20) require-
ments, whatever more restrictive. With these data, together with
the previously planned saturation voltages , the sizes and
Fig. 8. Simulated transconductance for a 130 nm NMOS transistor in the target
technology.
biasing conditions of the OTA MOS transistors are calculated by
using the procedure described in the next subsection.
At this point, the overall power consumption of the OTA can
be estimated. In the next step, the intrinsic parasitic capacitances
are newly calculated and compared to those previously assumed.
If discrepancies are higher than a user-defined tolerance value,
, the iterative process is repeated again until convergence is
reached. Finally, if the estimated dc-gain, , is lower than the
required one, , the lengths of MOS transistors are in-
creased and the algorithm is repeated again.
It is worth mentioning that despite the iterative nature of the
design procedure, it only takes three or four iterations to con-
verge. Also, it is interesting to observe that no ad hoc fitting
parameter needs to be adjusted in the design procedure.
C. Calculation of MOS-Related Parameters
In the proposed DSR algorithm, MOS-related parameters are
extracted from look-up tables obtained from batches of Spectre
simulations in the selected technology. In such simulations, both
the dimensions and operating conditions of NMOS and PMOS
transistors are varied and the characteristics which are pertinent
for the sizing procedure of Fig. 7 (e.g., transconductance or par-
asitic capacitances) are stored in multidimensional arrays. Such
information is later accessed during circuit sizing (potentially
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TABLE II
TRANSISTOR-LEVEL OTA SIZING PROCEDURE FOR THE TOPOLOGY IN FIG. 3(A)
TABLE III
SYNTHESIS RESULTS FOR DIFFERENT PIPELINE ARCHITECTURES
requiring some interpolation techniques) based upon the values
of the variables which are handled by the mapping algorithm.
Thus, for instance, given the length and saturation voltage of a
transistor, the channel width required for a specific transconduc-
tance can be readily calculated by means of a look-up table of
the type . Other tables used in the DSR
algorithm, generated for both NMOS and PMOS transistors, are
listed in Table I.
Note that look-up tables are filled with data obtained from
simulations of complex BSIM models and, hence, they intrinsi-
cally capture small-dimensions phenomena. Otherwise stated,
although the DSR algorithm handles a reduced set of variables,
TABLE IV
CORNERS DEFINITIONS
this does not overlook any of the deep-submicrometer effects
observed in modern technological processes. Therefore, the
approach is virtually suitable for any technology. Anyhow,
it is always convenient to apply simplifications which help
to speed-up the DSR algorithm. For instance, in the used
130 nm CMOS technology, it has been found that parameters
and follow an almost linear relationship (deviations
smaller than 0.05%) for given values of and . This is
illustrated in Fig. 8, which plots versus for different
values, assuming a minimum length NMOS transistor.
In such a case, it has been assumed with negligible error that
thus, decreasing the
dimensionality of the look-up table. As an illustration, (22) at
the bottom of the next page shows an excerpt of the
table (in units of mV m/A) in the referred technology.
Once the technology has been characterized, the transistor-
level sizing of the selected OTA topology (shaded area in Fig. 7)
can be carried out. For illustration purposes, Table II shows the
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TABLE V
SIZING RESULTS FOR THE 5-STAGE 3-3-3-3-2 PIPELINE ADC
TABLE VI
ELECTRICAL SIMULATIONS OF THE SYNTHESIZED CONVERTER
procedure for sizing the OTA of Fig. 3(a). For simplicity, it has
been assumed that the bulk transconductance of all the transis-
tors is null. As can be seen, using the parameters inherited from
Fig. 7, the procedure obtains the dimensions and biasing condi-
tions of the transistors, the intrinsic parasitic capacitances of the
OTA, as well as its dc-gain, power consumption and input-re-
ferred noise.
IV. SYNTHESIS OF A 10 BITS@60 MS/S PIPELINE ADC
The synthesis tool described in Section II has been used to
design a 10-bit@60 MS/s@1.2 V pipeline ADC in a 0.13 m
CMOS technology. Due to the reduced voltage supply, a
two-stage MC amplifier topology, shown in Fig. 3(b), has been
chosen for the realization of the S&H and MDACs. For similar
reasons, the architecture exploration of Fig. 1(a) has been
restricted to pipelines with a maximum of 3 bits per stage.
Fig. 9. Chip microphotograph of prototype ADC.
Thirteen different pipeline architectures have been synthe-
sized down to transistor-level, assuming typical operation con-
ditions. In all cases, the cost function has been formulated so
as to reduce the power consumption of the candidate architec-
ture, constrained to obtain at least 9-bits of effective resolution at
Nyquist rate. Results are listed in Table III. The exploration and
synthesis process takes about 25 minutes of CPU time (using a
2.5 GHZ@3 GB RAM INTEL processor) and 650 iterations per
topology.
Table III reveals that the 5-stage pipeline architecture with
3-3-3-3-2 bits-per-stage distribution achieves the lowest power
consumption, slightly above 16 mW. Considering this topology
(22)
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Fig. 10. INL and DNL of the pipeline ADC.
Fig. 11. SFDR and SNDR versus input frequency measured at 27 and 1.2 V
supply.
for final design, the converter was simulated with Spectre under
different Process, Voltage, and Temperature (PVT) corners.
Such corners are defined in Table IV. The specifications were
satisfied on three corners (including the typical), but failed in
the other two. In order to guarantee the robustness of the design
under all operating conditions, SNYRCOS was used again to
redesign the converter. To this end, the time constants of the
pipeline stages were slightly decreased while keeping the uni-
tary capacitors and the saturation voltages unaltered. Owing to
the computational efficiency of the proposed synthesis tool this
only takes a few seconds, as it requires running the algorithm of
Fig. 6 just once. Along the synthesis process, extrinsic parasitic
capacitances were realistically estimated based on layouts of
structures such as switches, MiM capacitors or metal strips, as
well as on the preliminary sizings obtained during topology
exploration. Discrepancies with final routing parasitics were
evaluated and taken into account in a new redesign cycle with
SNYRCOS, which required some minor modifications on the
transistor dimensions. After the PVT and layout redesigns, the
converter exhibits a power consumption increment of 3 mW.
Table V summarizes the final sizing results, including tran-
sistor dimensions and biasing conditions, of the MDACs and the
S&H amplifier of the architecture 3-3-3-3-2. The parameters in
the dashed rows of Table V are the independent variables of the
DSR algorithm described in Section III. OTAs have been sized
Fig. 12. ADC power spectrum with 28 MHz tone.
TABLE VII
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so as to obtain a stable critically damped MDAC closed-loop
response. Accordingly, the smaller the feedback factor of the
OTAs, the lower the required phase margins [15]. The pipeline
core has been validated with electrical-level simulations.
Table VI shows the Effective Number Of Bits (ENOB) obtained
with SPECTRE simulations for the pipeline converter and its
stages, at the different corners defined in Table IV. These results
are in close agreement with SNYRCOS simulations (deviations
lower than 0.3-bit in effective resolution were obtained) and
confirm the robustness of the design.
The chip microphotograph of prototype ADC is shown in
Fig. 9. Besides the pipeline core, the layout includes genera-
tors for the voltage references used to define the full-scale con-
verter range and the common-mode voltage of the OTAs. Also,
the prototype integrates digital circuitry, a clock generation and
distribution network, and an internal reference current generator
to bias the OTAs and the sub-ADCs. These blocks increase the
power consumption of the converter by about 4 mW. The chip
occupies about 3 mm , including pads.
The experimental Integral Nonlinearity (INL) and Differ-
ential Nonlinearity (DNL) results are plotted in Fig. 10. They
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TABLE VIII
PERFORMANCE COMPARISON WITH PUBLISHED WORKS
both remain well below 1 LSB and, hence, the converter mono-
tonicity is guaranteed. Fig. 11 represents the SFDR and SNDR
of the converter versus input signal frequency at typical opera-
tion conditions. As can be observed, the effective resolution of
the converter remains above 9 bits (SNDR above 56 dB) along
the whole Nyquist band. As an illustration, Fig. 12 shows the
ADC output spectrum for a full-scale 28 MHz tone. The same
smooth behavior of the converter were also observed under two
different operation conditions, namely, a fast case with
and 1.32 V supply; and a slow case with 85 and 1.08 V supply.
Table VII summarizes the ADC performance, where,
is the power consumption, and
is the sampling frequency. Finally, Table VIII compares the
FOM of this design with other recent silicon-proven converters
published in most prestigious forums. As can be seen, our
design obtains a FOM comparable to other realizations which
employ specific power reduction strategies such as, opamp
sharing, S&H-less design or switched-opamp techniques. This
demonstrates the efficiency and reliability of our proposed
design methodology.
V. CONCLUSION
A synthesis tool for the design of pipeline ADCs has been pre-
sented. It is based on the combination of an accurate behavioral
simulator, a simulated-annealing optimizer and a design-space
reduction algorithm. The proposed tool is able to synthesize
pipeline ADCs in very short design times, in the order of min-
utes, while obtaining an excellent agreement between behav-
ioral- and electrical-level simulations. The procedure has been
demonstrated with the design of a 10 bits@60 MS/s@1.2 V
pipeline ADC in a 0.13 m CMOS technology. This converter
obtains a FOM in the state-of-the-art, in spite that no specific
power reduction strategy has been employed.
The advantages of this approach can be summarized in the
following points.
• Design space exploration relies on comparison of fully
sized instances and hence topology selection is quite cer-
tain.
• Parasitic effects are intrinsically considered in the design
flow thus reducing the need of bottom-up refinements.
• High- and low-level specifications mapping are combined
in a single step, thus drastically reducing the design cycle
and the number of user iterations.
• The necessity to overestimate building block requirements
is reduced.
• It strongly relies on circuit design considerations rather
than sophisticated mathematical algorithms. This gives the
user a closer insight on the design task.
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